

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/183,821	02/14/2001	Carl H. Carmichael	X-722 US	2727	
24309	7590 06/29/2004		EXAMINER		
XILINX, INC ATTN: LEGAL DEPARTMENT			BRITT, CYNTHIA H		
2100 LOGIC DR			ART UNIT	PAPER NUMBER	
SAN JOSE, C	CA 95124	2133			
į.		•	DATE MAILED: 06/29/2004		
/		·			

Please find below and/or attached an Office communication concerning this application or proceeding.

	•								
		Applica	tion No.	Applicant(s)					
Office Action Summary		09/783,	821	CARMICHAEL ET AL.					
		Examine	9 r	Art Unit					
		Cynthia		2133					
Period for		nication appears on ti	he cover sheet	with the correspondence address					
THE MA - Extension after SD - If the pe - If NO pe - Failure to	RTENED STATUTORY PERIOD IN AILING DATE OF THIS COMMUNIONS of time may be available under the provision (6) MONTHS from the mailing date of this converted for reply specified above is less than thirty period for reply is specified above, the maximum is to reply within the set or extended period for reply received by the Office later than three months patent term adjustment. See 37 CFR 1.704(b).	NICATION. us of 37 CFR 1.136(a). In no elementation. (30) days, a reply within the statutory period will apply and by will, by statute, cause the apply will, by statute, cause the apply and the statute.	event, however, may atutory minimum of t will expire SIX (6) M oplication to become	a reply be timely filed thirty (30) days will be considered timely. ONTHS from the mailing date of this communication (35 U.S.C. § 133).	ation,				
Status									
1)⊠ R	esponsive to communication(s) fi	led on 19 April 2004.							
•	his action is FINAL.	2b)⊠ This action is	non-final.						
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposition	n of Claims	•							
4a 5)□ C 6)□ C 7)□ C	Claim(s) 1-48 is/are pending in the a) Of the above claim(s) is/claim(s) is/are allowed. Claim(s) is/are rejected. Claim(s) is/are objected to. Claim(s) 1-48 are subject to restrict	are withdrawn from c							
Application	n Papers								
9)[] TI	ne specification is objected to by t	he Examiner.							
10)□ TI	he drawing(s) filed on is/ard	e: a) accepted or I	b) objected	to by the Examiner.	•				
Α	pplicant may not request that any obj	ection to the drawing(s)) be held in abey	/ance. See 37 CFR 1.85(a).					
	, , ,	, .		ng(s) is objected to. See 37 CFR 1.12 ned Office Action or form PTO-152	` '				
Priority un	der 35 U.S.C. § 119								
12)□ A a)□ 1 2 3	cknowledgment is made of a claim All b)	y documents have be y documents have be s of the priority docur ional Bureau (PCT R	een received. een received ir nents have be ule 17.2(a)).	n Application No en received in this National Stage					
	of References Cited (PTO-892)	/PTO 0481		w Summary (PTO-413) lo(s)/Mail Date					
3) Informa	of Draftsperson's Patent Drawing Review ation Disclosure Statement(s) (PTO-1449 o No(s)/Mail Date			of Informal Patent Application (PTO-152)					

Art Unit: 2133

Election/Restrictions

A telephone call was made to Justin Liu on June 22, 2004 to request an oral election to the above restriction requirement, based on a mistaken classification on the previous restriction, but did not result in an election being made.

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-7 are drawn to a method of providing redundant logic paths containing a majority voting circuit, classified in class 326 subclass 35.
- II. Claims 11-13 are drawn to a method of ensuring correct output from a logic design, classified in class 716 subclass 18.
- III. Claims 23-35 are drawn to a method of maintaining configuration data using checksum values, classified in class 714 subclass 763.
- IV. Claims 8-10 and 36-38 are drawn to a method of correcting radiation-induced errors, classified in class 365 subclass 185.32.
- V. Claims 39-44 are drawn to a method of using a clock delay locked loop to correct radiation induced errors, classified in class 327 subclass 158.

Art Unit: 2133

VI. Claims 14-22 and 45-48 are drawn to a method of ensuring an FPGA device output is not erroneously asserted, classified in class 326 subclass 11.

The inventions are distinct, each from the other because:

The inventions are distinct, each from the other because of the following reasons:

Inventions Group I and Group III are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because Group I presents a circuit and method of designing a circuit providing redundant logic paths containing a majority voting circuit. Group III however presents a method of maintaining configuration data and error correction in a configurable device using checksum data. The subcombination has separate utility such as majority voting is not necessary in order to maintain configuration data and error correction in a configurable device using checksum data.

Inventions Group II and III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention Group III has

Art Unit: 2133

separate utility such as a method of maintaining configuration data using checksum values while Group II a method of ensuring correct output from a logic design. While both are useable together, the method of ensuring correct output from a logic design is not necessarily required to maintain configuration data using checksums. See MPEP § 806.05(d).

Inventions Group III and Group IV are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention correcting radiation-induced errors has separate utility such as can be sued separately in communications systems without using a checksum data. See MPEP § 806.05(d).

Inventions Group V and Group III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention Group III has separate utility such as maintaining configuration in various data storage systems such as DADS, or in computer systems. See MPEP § 806.05(d).

Inventions Group III and Group VI are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention Group VI

Art Unit: 2133

has separate utility such as in circuits that have or require redundancy. See MPEP § 806.05(d).

Inventions Group I, a method of providing redundant logic paths containing a majority voting circuit, Group II, a method of ensuring correct output from a logic design Group III a method of maintaining configuration data using checksum values, Group IV a method of correcting radiation-induced errors. Group V a method of using a clock delay locked loop to correct radiation induced errors, and Group VI a method of ensuring a FPGA device output is not erroneously asserted are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable.

In the instant case, invention Group I has separate utility such as providing redundant logic paths containing a majority voting circuit. Invention Group II has separate utility such as ensuring correct output from a logic design. Invention Group III has separate utility such as maintaining configuration data using checksum values. Invention Group IV has separate utility such as correcting radiation-induced errors. Invention Group V has separate utility such as using a clock delay locked loop to correct radiation induced errors. Invention Group VI has separate utility such as ensuring a FPGA device output is not erroneously asserted. See MPEP § 806.05(d).

Art Unit: 2133

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group III Group IV Group V, and Group VI, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group II is not required for Group I Group III Group IV Group V, and Group VI, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group III is not required for Group I Group IV Group V, and Group VI, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group IV is not required for Group I Group II Group III Group V, and Group VI, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group V is not required for Group I Group II Group III Group IV, and Group VI, restriction for examination purposes as indicated is proper.

Because these inventions are distinct for the reasons given above and the search required for Group VI is not required for Group I Group II Group III Group IV, and Group V, restriction for examination purposes as indicated is proper.

Art Unit: 2133

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cynthia Britt whose telephone number is 703-308-2391.

Applicant is requested to call if there are any further questions about this restriction.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 703-305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2133

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Cynthia Britt Examiner Art Unit 2133

> Albert DeCady Primary Examiner